"DMR +: An efficient alternative to TMR to protect registers in Xilinx FPGAs."

Pedro Reviriego et al. (2016)

> Home

Details and statistics

DOI: 10.1016/J.MICROREL.2016.06.019

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mr/ReviriegoDTRM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/ReviriegoDTRM16
Pedro Reviriego, Mustafa Demirci, Jesús Tabero, Alberto Regadío, Juan Antonio Maestro:
DMR +: An efficient alternative to TMR to protect registers in Xilinx FPGAs. Microelectron. Reliab. 63: 314-318 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.