"DMR +: An efficient alternative to TMR to protect registers in Xilinx FPGAs."

Pedro Reviriego et al. (2016)

Details and statistics

DOI: 10.1016/J.MICROREL.2016.06.019

access: closed

type: Journal Article

metadata version: 2020-10-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics