"A 128 Kb DAC-less 6T SRAM computing-in-memory macro with prioritized ..."

Kanglin Xiao et al. (2022)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2022.105506

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/XiaoCQWW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/XiaoCQWW22
Kanglin Xiao, Xiaoxin Cui, Xin Qiao, Xin'an Wang, Yuan Wang:
A 128 Kb DAC-less 6T SRAM computing-in-memory macro with prioritized subranging ADC for AI edge applications. Microelectron. J. 126: 105506 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.