"A readout circuit with cell output slew rate compensation for 5T ..."

Deng-Shian Wang, Yu-Hsun Su, Chua-Chin Wang (2017)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2017.11.001

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/WangSW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/WangSW17
Deng-Shian Wang, Yu-Hsun Su, Chua-Chin Wang:
A readout circuit with cell output slew rate compensation for 5T single-ended 28 nm CMOS SRAM. Microelectron. J. 70: 107-116 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.