"An efficient multiplier by pass transistor logic partial product and a ..."

Mahmood Rafiee et al. (2021)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2021.105287

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/RafieePSS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/RafieePSS21
Mahmood Rafiee, Farshad Pesaran, Ayoub Sadeghi, Nabiollah Shiri:
An efficient multiplier by pass transistor logic partial product and a modified hybrid full adder for image processing applications. Microelectron. J. 118: 105287 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.