"A power scalable 2-10 Gb/s PI-based clock data recovery for ..."

Fangxu Lv et al. (2018)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2018.10.007

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/LvZZWYWCHZJW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/LvZZWYWCHZJW18
Fangxu Lv, Xuqiang Zheng, Feng Zhao, Jianye Wang, Shigang Yue, Ziqiang Wang, Weidong Cao, Yajun He, Chun Zhang, Hanjun Jiang, Zhihua Wang:
A power scalable 2-10 Gb/s PI-based clock data recovery for multilane applications. Microelectron. J. 82: 36-45 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.