"The area-efficient gate level information flow tracking schemes of digital ..."

Yongliang Chen et al. (2024)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2023.106088

access: closed

type: Journal Article

metadata version: 2024-07-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/ChenCCZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/ChenCCZ24
Yongliang Chen, Xiaole Cui, Xiaoxin Cui, Xing Zhang:
The area-efficient gate level information flow tracking schemes of digital circuit with multi-level security lattice. Microelectron. J. 144: 106088 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.