"Architecture Design of Versatile Recognition Processor for Sensornet ..."

Yuichi Hori et al. (2009)

> Home

Details and statistics

DOI: 10.1109/MM.2009.93

access: closed

type: Journal Article

metadata version: 2020-05-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/micro/HoriHNK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/HoriHNK09
Yuichi Hori, Yuya Hanai, Jun Nishimura, Tadahiro Kuroda:
Architecture Design of Versatile Recognition Processor for Sensornet Applications. IEEE Micro 29(6): 44-57 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.