"Streamlining long latency instructions for seamlessly combined ..."

Hui Wang, Rama Sangireddy (2008)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2008.04.003

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/WangS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/WangS08
Hui Wang, Rama Sangireddy:
Streamlining long latency instructions for seamlessly combined out-of-order and in-order execution. Microprocess. Microsystems 32(7): 375-385 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.