"General memory efficient packet matching FPGA architecture for future ..."

Michal Kekely, Lukás Kekely, Jan Korenek (2020)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2019.102950

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/KekelyKK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/KekelyKK20
Michal Kekely, Lukás Kekely, Jan Korenek:
General memory efficient packet matching FPGA architecture for future high-speed networks. Microprocess. Microsystems 73: 102950 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.