"The Use of Runtime Reconfiguration on FPGA Circuits to Increase the ..."

Oscar Pérez et al. (2007)

> Home

Details and statistics

DOI: 10.3217/JUCS-013-03-0349

access: open

type: Journal Article

metadata version: 2023-09-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jucs/PerezBTW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jucs/PerezBTW07
Oscar Pérez, Yves Berviller, Camel Tanougast, Serge Weber:
The Use of Runtime Reconfiguration on FPGA Circuits to Increase the Performance of the AES Algorithm Implementation. J. Univers. Comput. Sci. 13(3): 349-362 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.