"SRAM design on 65-nm CMOS technology with dynamic sleep transistor for ..."

Kevin Zhang et al. (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.842846

access: closed

type: Journal Article

metadata version: 2024-04-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZhangBCHMVWZB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZhangBCHMVWZB05
Kevin Zhang, Uddalak Bhattacharya, Zhanping Chen, Fatih Hamzaoglu, Daniel Murray, Narendra Vallepalli, Yih Wang, Bo Zheng, Mark Bohr:
SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction. IEEE J. Solid State Circuits 40(4): 895-901 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.