"A 1.8-V 700-mb/s/pin 512-mb DDR-II SDRAM with on-die termination and ..."

Changsik Yoo et al. (2004)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.827806

access: closed

type: Journal Article

metadata version: 2022-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/YooKLLCHLK04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YooKLLCHLK04
Changsik Yoo, Kye-Hyun Kyung, Kyunam Lim, Hi-Choon Lee, Joon-Wan Chai, Nak-Won Heo, Dong-Jin Lee, Chang-Hyun Kim:
A 1.8-V 700-mb/s/pin 512-mb DDR-II SDRAM with on-die termination and off-chip driver calibration. IEEE J. Solid State Circuits 39(6): 941-951 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.