"A Sub-50-fsrms Jitter Fractional-N CPPLL Based on a ..."

Zonglin Ye et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3339679

access: closed

type: Journal Article

metadata version: 2024-03-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/YeGXXW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YeGXXW24
Zonglin Ye, Xinlin Geng, Yao Xiao, Qian Xie, Zheng Wang:
A Sub-50-fs_rms Jitter Fractional-N CPPLL Based on a Dual-DTC-Assisted Time-Amplifying Phase-Frequency Detector With Cascadable DTC Nonlinearity Compensation Algorithm. IEEE J. Solid State Circuits 59(3): 677-689 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.