"High-performance embedded SOI DRAM architecture for the low-power supply."

Tadaaki Yamauchi et al. (2000)

> Home

Details and statistics

DOI: 10.1109/4.859506

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/YamauchiMMAFOY00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YamauchiMMAFOY00
Tadaaki Yamauchi, Fukashi Morishita, Shigenobu Maeda, Kazutami Arimoto, Kazuyasu Fujishima, Hideyuki Ozaki, Tsutomu Yoshihara:
High-performance embedded SOI DRAM architecture for the low-power supply. IEEE J. Solid State Circuits 35(8): 1169-1178 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.