"A capacitance-compensation technique for improved linearity in CMOS ..."

Chengzhou Wang, Mani Vaidyanathan, Lawrence E. Larson (2004)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.835834

access: closed

type: Journal Article

metadata version: 2022-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WangVL04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangVL04
Chengzhou Wang, Mani Vaidyanathan, Lawrence E. Larson:
A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiers. IEEE J. Solid State Circuits 39(11): 1927-1937 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.