"An EPR4 read/write channel with digital timing recovery."

G. Diwakar Vishakhadatta et al. (1998)

> Home

Details and statistics

DOI: 10.1109/4.726588

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/VishakhadattaCG98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/VishakhadattaCG98
G. Diwakar Vishakhadatta, Russell Croman, Marius Goldenberg, Jerrell P. Hein, Pradeep Katikaneni, Diana Kuai, Cathy Lee, Ion Constatin Tesu, Richard Trujillo, Ligang Zhang, Kent Anderson, Richard Behrens, William Bliss, Li Du, Trent Dudley, German Feyh, William Foland, Michael Kastner, Qingfen Li, Jeff Mitchem, David Reed, Sian She, Mark Spurbeck, Lisa Sundell, Hoai Tran, Maoxin Wei, Christopher Zook:
An EPR4 read/write channel with digital timing recovery. IEEE J. Solid State Circuits 33(11): 1851-1857 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.