"A new true-single-phase-clocking BiCMOS dynamic pipelined logic family for ..."

Yuh-Kuang Tseng, Chung-Yu Wu (1999)

> Home

Details and statistics

DOI: 10.1109/4.736657

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TsengW99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TsengW99
Yuh-Kuang Tseng, Chung-Yu Wu:
A new true-single-phase-clocking BiCMOS dynamic pipelined logic family for high-speed, low-voltage pipelined system applications. IEEE J. Solid State Circuits 34(1): 68-79 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.