"Design of a sense circuit for low-voltage flash memories."

Toru Tanzawa et al. (2000)

> Home

Details and statistics

DOI: 10.1109/4.871317

access: closed

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TanzawaTTA00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TanzawaTTA00
Toru Tanzawa, Yoshinori Takano, Tadayuki Taura, Shigeru Atsumi:
Design of a sense circuit for low-voltage flash memories. IEEE J. Solid State Circuits 35(10): 1415-1421 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.