"A 9-bit 500-MS/s 2-bit/cycle SAR ADC With Error-Tolerant Interpolation ..."

Jaegeun Song et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3111924

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SongPLCAPK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SongPLCAPK22
Jaegeun Song, Yunsoo Park, Chaegang Lim, Yohan Choi, Soonsung Ahn, Sooho Park, Chulwoo Kim:
A 9-bit 500-MS/s 2-bit/cycle SAR ADC With Error-Tolerant Interpolation Technique. IEEE J. Solid State Circuits 57(5): 1492-1503 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.