"A 7-nm Compute-in-Memory SRAM Macro Supporting Multi-Bit Input, Weight and ..."

Mahmut E. Sinangil et al. (2021)

> Home

Details and statistics

DOI: 10.1109/JSSC.2020.3031290

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SinangilENASKLW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SinangilENASKLW21
Mahmut E. Sinangil, Burak Erbagci, Rawan Naous, Kerem Akarvardar, Dar Sun, Win-San Khwa, Hung-Jen Liao, Yih Wang, Jonathan Chang:
A 7-nm Compute-in-Memory SRAM Macro Supporting Multi-Bit Input, Weight and Output and Achieving 351 TOPS/W and 372.4 GOPS. IEEE J. Solid State Circuits 56(1): 188-198 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.