"A 4.4 pJ/Access 80 MHz, 128 kbit Variability Resilient SRAM With ..."

Vibhu Sharma et al. (2011)

> Home

Details and statistics

DOI: 10.1109/JSSC.2011.2159056

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SharmaCAHCD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SharmaCAHCD11
Vibhu Sharma, Stefan Cosemans, Maryam Ashouei, Jos Huisken, Francky Catthoor, Wim Dehaene:
A 4.4 pJ/Access 80 MHz, 128 kbit Variability Resilient SRAM With Multi-Sized Sense Amplifier Redundancy. IEEE J. Solid State Circuits 46(10): 2416-2430 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.