"A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With ..."

Sudhir Satpathy et al. (2017)

> Home

Details and statistics

DOI: 10.1109/JSSC.2016.2636859

access: closed

type: Journal Article

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SatpathyMSAKAHC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SatpathyMSAKAHC17
Sudhir Satpathy, Sanu K. Mathew, Vikram B. Suresh, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Gregory K. Chen, Ram K. Krishnamurthy, Vivek K. De:
A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS. IEEE J. Solid State Circuits 52(4): 940-949 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.