"A 6.25-Gb/s binary transceiver in 0.13-μm CMOS for serial data ..."

Robert Payne et al. (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2005.856583

access: closed

type: Journal Article

metadata version: 2022-03-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/PayneLBRWPEYGWX05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PayneLBRWPEYGWX05
Robert Payne, Paul E. Landman, Bhavesh Bhakta, Sridhar Ramaswamy, Song Wu, John D. Powers, M. Ulvi Erdogan, Ah-Lyan Yee, Richard Gu, Lin Wu, Yiqun Xie, Bharadwaj Parthasarathy, Keith C. Brouse, Wahed Mohammed, Keerthi Heragu, Vikas Gupta, Lisa Dyson, Wai Lee:
A 6.25-Gb/s binary transceiver in 0.13-μm CMOS for serial data transmission across high loss legacy backplane channels. IEEE J. Solid State Circuits 40(12): 2646-2657 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.