"A 16-Bit 100 to 160 MS/s SiGe BiCMOS Pipelined ADC With 100 dBFS SFDR."

Robert Payne et al. (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2074650

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/PayneCSHK10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PayneCSHK10
Robert Payne, Marco Corsi, David Smith, Tien-Ling Hsieh, Scott Kaylor:
A 16-Bit 100 to 160 MS/s SiGe BiCMOS Pipelined ADC With 100 dBFS SFDR. IEEE J. Solid State Circuits 45(12): 2613-2622 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.