"Design Techniques for a 6.4-32-Gb/s 0.96-pJ/b Continuous-Rate CDR With ..."

Kwanseo Park et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3116485

access: closed

type: Journal Article

metadata version: 2022-02-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ParkSKNJ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ParkSKNJ22
Kwanseo Park, Minkyo Shim, Han-Gon Ko, Borivoje Nikolic, Deog-Kyoon Jeong:
Design Techniques for a 6.4-32-Gb/s 0.96-pJ/b Continuous-Rate CDR With Stochastic Frequency-Phase Detector. IEEE J. Solid State Circuits 57(2): 573-585 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.