"A 1.3-4-GHz Quadrature-Phase Digital DLL Using Sequential Delay Control ..."

Hyunsu Park et al. (2021)

> Home

Details and statistics

DOI: 10.1109/JSSC.2020.3045168

access: closed

type: Journal Article

metadata version: 2021-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ParkSCCKPPCKJKC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ParkSCCKPPCKJKC21
Hyunsu Park, Jincheol Sim, Yoonjae Choi, Jonghyuck Choi, Youngwook Kwon, Seungwoo Park, Gyutae Park, Jinil Chung, Kyeong-Min Kim, Hae-Kang Jung, Hyungsoo Kim, Junhyun Chun, Chulwoo Kim:
A 1.3-4-GHz Quadrature-Phase Digital DLL Using Sequential Delay Control and Reconfigurable Delay Line. IEEE J. Solid State Circuits 56(6): 1886-1896 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.