"A reconfigurable multilevel parallel texture cache memory with 75-GB/s ..."

Se-Jeong Park et al. (2002)

> Home

Details and statistics

DOI: 10.1109/4.997855

access: closed

type: Journal Article

metadata version: 2022-04-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ParkKWLLYJY02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ParkKWLLYJY02
Se-Jeong Park, Jeong-Su Kim, Ramchan Woo, Se-Joong Lee, Kang-Min Lee, Tae-Hum Yang, Jin-Yong Jung, Hoi-Jun Yoo:
A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth. IEEE J. Solid State Circuits 37(5): 612-623 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.