"A 12-ns 8-Mbyte DRAM secondary cache for a 64-bit microprocessor."

Takashi Okuda et al. (2000)

> Home

Details and statistics

DOI: 10.1109/4.859504

access: closed

type: Journal Article

metadata version: 2022-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/OkudaNSNM00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/OkudaNSNM00
Takashi Okuda, Isao Naritake, Tadahiko Sugibayashi, Yuji Nakajima, Tatsunori Murotani:
A 12-ns 8-Mbyte DRAM secondary cache for a 64-bit microprocessor. IEEE J. Solid State Circuits 35(8): 1153-1158 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.