"A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique."

Yusuke Okaniwa et al. (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2005.852014

access: closed

type: Journal Article

metadata version: 2022-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/OkaniwaTKYCOTWK05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/OkaniwaTKYCOTWK05
Yusuke Okaniwa, Hirotaka Tamura, Masaya Kibune, Daisuke Yamazaki, Tsz-Shing Cheung, Junji Ogawa, Nestoras Tzartzanis, William W. Walker, Tadahiro Kuroda:
A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique. IEEE J. Solid State Circuits 40(8): 1680-1687 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.