"A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression ..."

Koji Nii et al. (2004)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.825235

access: closed

type: Journal Article

metadata version: 2022-08-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NiiTYIYSSMI04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NiiTYIYSSMI04
Koji Nii, Yasumasa Tsukamoto, Tomoaki Yoshizawa, Susumu Imaoka, Yoshinobu Yamagami, Toshikazu Suzuki, Akinori Shibayama, Hiroshi Makino, Shuhei Iwade:
A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications. IEEE J. Solid State Circuits 39(4): 684-693 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.