"Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a ..."

Umesh Gajanan Nawathe et al. (2008)

> Home

Details and statistics

DOI: 10.1109/JSSC.2007.910967

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NawatheHYKRG08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NawatheHYKRG08
Umesh Gajanan Nawathe, Mahmudul Hassan, King C. Yen, Ashok Kumar, Aparna Ramachandran, David Greenhill:
Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip. IEEE J. Solid State Circuits 43(1): 6-20 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.