"A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM."

Hiroalu Nambu et al. (1995)

> Home

Details and statistics

DOI: 10.1109/4.375971

access: closed

type: Journal Article

metadata version: 2023-05-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NambuKIMHaUYKIOKH95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NambuKIMHaUYKIOKH95
Hiroalu Nambu, Kazuo Kanetani, Youji Idei, Tom Masuda, Keiichi Higeta, Masayuki Ohayashi, Masami Usami, Kunihiko Yamaguchi, Toshiyuki Kikuchi, Takahide Ikeda, Kenichi Ohhata, Takeshi Kusunoki, Noriyuki Homma:
A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM. IEEE J. Solid State Circuits 30(4): 491-499 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.