"A 40-nm Embedded SG-MONOS Flash Macro for High-End MCU Achieving 200-MHz ..."

Masaya Nakano et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3168069

access: closed

type: Journal Article

metadata version: 2022-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NakanoKNMTTOMIK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NakanoKNMTTOMIK22
Masaya Nakano, Yoshinobu Kaneda, Satoru Nakanishi, Yasumitsu Murai, Yosuke Tashiro, Yasuhiko Taito, Tomoya Ogawa, Hidenori Mitani, Takashi Ito, Takashi Kono:
A 40-nm Embedded SG-MONOS Flash Macro for High-End MCU Achieving 200-MHz Random Read Operation and 7.91-Mb/mm² Density With Charge-Assisted Offset Cancellation Sense Amplifier. IEEE J. Solid State Circuits 57(10): 3094-3102 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.