"Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for ..."

Enrico Mammei et al. (2014)

> Home

Details and statistics

DOI: 10.1109/JSSC.2014.2345770

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MammeiLRDBBM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MammeiLRDBBM14
Enrico Mammei, Fabrizio Loi, Francesco Radice, Angelo Dati, Melchiorre Bruccoleri, Matteo Bassi, Andrea Mazzanti:
Analysis and Design of a Power-Scalable Continuous-Time FIR Equalizer for 10 Gb/s to 25 Gb/s Multi-Mode Fiber EDC in 28 nm LP CMOS. IEEE J. Solid State Circuits 49(12): 3130-3140 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.