"Correction to "A 40-Gb/s Clock and Data Recovery Circuit in 0.18μm ..."

Jri Lee, Behzad Razavi (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.842373

access: closed

type: Journal Article

metadata version: 2022-03-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeR05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeR05
Jri Lee, Behzad Razavi:
Correction to "A 40-Gb/s Clock and Data Recovery Circuit in 0.18μm CMOS Technology". IEEE J. Solid State Circuits 40(2): 559 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.