"A Power-and-Area Efficient 10 × 10 Gb/s Bootstrap Transceiver in 40 ..."

Joon-Yeong Lee et al. (2016)

> Home

Details and statistics

DOI: 10.1109/JSSC.2016.2590550

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeHYKLLPB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeHYKLLPB16
Joon-Yeong Lee, Kwangseok Han, Taehun Yoon, Taeho Kim, Sangeun Lee, Jeong-Sup Lee, Jinho Park, Hyeon-Min Bae:
A Power-and-Area Efficient 10 × 10 Gb/s Bootstrap Transceiver in 40 nm CMOS for Referenceless and Lane-Independent Operation. IEEE J. Solid State Circuits 51(10): 2475-2484 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.