"Low-power area-efficient high-speed I/O circuit techniques."

Ming-Ju Edward Lee, William J. Dally, Patrick Chiang (2000)

> Home

Details and statistics

DOI: 10.1109/4.881204

access: closed

type: Journal Article

metadata version: 2023-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeDC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeDC00
Ming-Ju Edward Lee, William J. Dally, Patrick Chiang:
Low-power area-efficient high-speed I/O circuit techniques. IEEE J. Solid State Circuits 35(11): 1591-1599 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.