"Memory array architecture and decoding scheme for 3 V only sector erasable ..."

Shin'ichi Kobayashi et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.280695

access: closed

type: Journal Article

metadata version: 2023-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KobayashiNKNMTOAHMY94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KobayashiNKNMTOAHMY94
Shin'ichi Kobayashi, Hiroaki Nakai, Yuichi Kunori, Takeshi Nakayama, Yoshikazu Miyawaki, Yasushi Terada, Hiroshi Onoda, Natsuo Ajika, Masahiro Hatanaka, Hirokazu Miyoshi, Tsutomu Yoshihara:
Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory. IEEE J. Solid State Circuits 29(4): 454-460 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.