"A 64-Mbit, 640-MByte/s bidirectional data strobed, double-data-rate SDRAM ..."

Chang-Hyun Kim et al. (1998)

> Home

Details and statistics

DOI: 10.1109/4.726563

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KimLLKPLLPRNKLJ98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimLLKPLLPRNKLJ98
Chang-Hyun Kim, Jung-Hwa Lee, J. B. Lee, Beomsup Kim, C. S. Park, Sang-Bo Lee, S. Y. Lee, C. W. Park, J. G. Roh, Hyoung Sik Nam, D. Y. Kim, D. Y. Lee, Tae-Sung Jung, Hongil Yoon, Soo-In Cho:
A 64-Mbit, 640-MByte/s bidirectional data strobed, double-data-rate SDRAM with a 40-mW DLL for a 256-MByte memory system. IEEE J. Solid State Circuits 33(11): 1703-1710 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.