"A Sub-µs Wake-Up Time Power Gating Technique With Bypass Power Line ..."

Kenichi Kawasaki et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2014201

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KawasakiSNI09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KawasakiSNI09
Kenichi Kawasaki, Tetsuyoshi Shiota, Koichi Nakayama, Atsuki Inoue:
A Sub-µs Wake-Up Time Power Gating Technique With Bypass Power Line for Rush Current Support. IEEE J. Solid State Circuits 44(4): 1178-1183 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.