"A 0.6-W 10-Gb/s SONET/SDH bit-error-rate monitoring LSI."

Kenji Kawai, Haruhiko Ichino (2000)

> Home

Details and statistics

DOI: 10.1109/4.890313

access: closed

type: Journal Article

metadata version: 2022-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KawaiI00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KawaiI00
Kenji Kawai, Haruhiko Ichino:
A 0.6-W 10-Gb/s SONET/SDH bit-error-rate monitoring LSI. IEEE J. Solid State Circuits 35(12): 1988-1991 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.