"A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC."

Howard L. Kalter et al. (1990)

> Home

Details and statistics

DOI: 10.1109/4.62132

access: closed

type: Journal Article

metadata version: 2025-01-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KalterSBDDFKLHY90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KalterSBDDFKLHY90
Howard L. Kalter, Charles H. Stapper, John E. Barth Jr., John DiLorenzo, Charles E. Drake, John A. Fifield, Gordon A. Kelley, Scott C. Lewis, Willem B. van der Hoeven, James A. Yankosky:
A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC. IEEE J. Solid State Circuits 25(5): 1118-1128 (1990)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.