"High-bit-rate low-power decision circuit using InP-InGaAs HBT technology."

Kiyoshi Ishii et al. (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2005.847521

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/IshiiNSMIKHSE05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/IshiiNSMIKHSE05
Kiyoshi Ishii, Hideyuki Nosaka, Kimikazu Sano, Koichi Murata, Minoru Ida, Kenji Kurishima, Michihiro Hirata, Tsugumichi Shibata, Takatomo Enoki:
High-bit-rate low-power decision circuit using InP-InGaAs HBT technology. IEEE J. Solid State Circuits 40(7): 1583-1588 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.