"A self-controllable voltage level (SVL) circuit and its low-power ..."

Tadayoshi Enomoto, Yoshinori Oka, Hiroaki Shikano (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.813248

access: closed

type: Journal Article

metadata version: 2022-04-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/EnomotoOS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/EnomotoOS03
Tadayoshi Enomoto, Yoshinori Oka, Hiroaki Shikano:
A self-controllable voltage level (SVL) circuit and its low-power high-speed CMOS circuit applications. IEEE J. Solid State Circuits 38(7): 1220-1226 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.