"A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With >48-dB SFDR."

Lucas Duncan et al. (2017)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2749441

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/DuncanDMMLPTCK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DuncanDMMLPTCK17
Lucas Duncan, Brian Dupaix, Jamin J. McCue, Brandon Mathieu, Matthew LaRue, Vipul J. Patel, Mesfin Teshome, Myung-Jun Choe, Waleed Khalil:
A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With >48-dB SFDR. IEEE J. Solid State Circuits 52(12): 3262-3275 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.