"A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC."

Siddharth Devarajan et al. (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2032636

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/DevarajanSKDKW09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DevarajanSKDKW09
Siddharth Devarajan, Larry Singer, Dan Kelly, Steven Decker, Abhishek Kamath, Paul Wilkins:
A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC. IEEE J. Solid State Circuits 44(12): 3305-3313 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.