"A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology."

Ming-Shuan Chen et al. (2012)

> Home

Details and statistics

DOI: 10.1109/JSSC.2011.2176635

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChenSLHL12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChenSLHL12
Ming-Shuan Chen, Yu-Nan Shih, Chen-Lun Lin, Hao-Wei Hung, Jri Lee:
A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology. IEEE J. Solid State Circuits 47(3): 627-640 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.