"A 130-nm triple-Vt 9-MB third-level on-die cache for the ..."

Jonathan Chang et al. (2005)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.837970

access: closed

type: Journal Article

metadata version: 2022-03-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChangRSTHHCTKLD05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChangRSTHHCTKLD05
Jonathan Chang, Stefan Rusu, Jonathan Shoemaker, Simon Tam, Ming Huang, Mizan Haque, Siufu Chiu, Kevin Truong, Mesbah Karim, Gloria Leong, Kiran Desai, Richard Goe, Sandhya Kulkarni:
A 130-nm triple-V_t 9-MB third-level on-die cache for the 1.7-GHz Itanium® 2 processor. IEEE J. Solid State Circuits 40(1): 195-203 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.