"A refreshable analog VLSI neural network chip with 400 neurons and 40 K ..."

Yutaka Arima et al. (1992)

> Home

Details and statistics

DOI: 10.1109/4.173115

access: closed

type: Journal Article

metadata version: 2025-02-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ArimaMYMS92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ArimaMYMS92
Yutaka Arima, Mitsuhiro Murasaki, Tsuyoshi Yamada, Atsushi Maeda, Hirofumi Shinohara:
A refreshable analog VLSI neural network chip with 400 neurons and 40 K synapses. IEEE J. Solid State Circuits 27(12): 1854-1861 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.