"A single-V_t low-leakage gated-ground cache for deep submicron."

Amit Agarwal, Hai Li, Kaushik Roy (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2002.807414

access: closed

type: Journal Article

metadata version: 2024-08-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/AgarwalLR03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/AgarwalLR03
Amit Agarwal, Hai Li, Kaushik Roy:
A single-V_t low-leakage gated-ground cache for deep submicron. IEEE J. Solid State Circuits 38(2): 319-328 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.